

FIG. 1




FIG. 2

09637500 034400

# Instruction Select Logic

		0cA : 0cB			
		00 (I0 not valid)	01	11	10
IcA : IcB	00 (I1 not valid)	IA←NOP IB←NOP ORD←d/c V[1:0]←next	Not possible	Not possible	Not possible
	01	IA←NOP IB←I1 ORD←B V[1:0]←next	IA←NOP IB←I0 Stall←1 ORD←B V[1:0]←01	IA←I0 IB←I1 ORD←A V[1:0]←next	IA←I0 IB←I1 ORD←A V[1:0]←next
	11	IA←NOP IB←I1 ORD←B V[1:0]←next	IA←I1 IB←I0 ORD←B V[1:0]←next	IA←I0 IB←I1 ORD←A V[1:0]←next	IA←I0 IB←I1 ORD←A V[1:0]←next
	10	IA←I1 IB←NOP ORD←A V[1:0]←next	IA←I1 IB←I0 ORD←B V[1:0]←next	IA←I1 IB←I0 ORD←B V[1:0]←next	IA←I0 IB←NOP Stall←1 ORD←A V[1:0]←01
I00		Not possible	IA←NOP IB←I0 Stall←1 ORD←B V[1:0]←01	IA←I0 IB←NOP Stall←1 ORD←A V[1:0]←01	IA←I0 IB←NOP Stall←1 ORD←A V[1:0]←01

\* Note: I0 valid and I1 not valid won't occur because there is no out of order execution.

FIG.3

09032500 08.4.00




FIG. 4

09037500, 003.4.00

# MMD (Radiax User Register 24)




FIG. 5

09637500 1034.100

500




FIG. 6



## Overflow Protection: Guard Bits and Saturation

- The LX5280 accumulator implements eight (8) guard bits to protect against overflow. The alternatives of (i) product scaling or (ii) input scaling by right shifting, cause loss of precision.

- Optional saturation (MADDA2.S, MSUBA2.S, ADDMA.S, SUBMA.S) can be used to avoid wrap-around on underflow or overflow of the 40-bit format (or 32-bits if that mode is selected in the MMD register):

if ( result > 0 1 1 1 1 1 ... 1 )    result = 0 1 1 1 1 1 ... 1  
if ( result < 1 0 0 0 0 0 ... 0 )    result = 1 0 0 0 0 0 ... 0

- In 32-bit saturate mode, the MAC implements a full 40-bit saturation detector. This allows for the case where the accumulator holds a value greater than the maximum 32-bit saturated value prior to the addition (or subtraction) with saturation.



## MAC Output Control: Rounding and Scaling

- For output storage, the 40-bit accumulators must be converted to 16-bit or 32-bit format.

- Scaling

single accumulator:

$$\text{RES}[31:0] \leftarrow \{ \text{mTh}, \text{mTl} \} [31 + n : n] \quad [n = 0 - 8]$$

dual accumulators (select high half of each, useful for fractional arithmetic results):

$$\text{RES}[31:0] \leftarrow \text{mTh} [31 + n : 16 + n] \parallel \text{mTl} [31 + n : 16 + n] [n = 0 - 8]$$

- To avoid the bias introduced by truncation, the accumulator can be rounded prior to output scaling (useful for fractional arithmetic results).

$$\{ \text{mT}, \text{mTh}, \text{mTl} \} \leftarrow \text{RND A2} \{ \text{mT}, \text{mTh}, \text{mTl} \} \quad [n = 0 - 8]$$

$\Rightarrow$  the rounding mode is selectable in the MMD register

bit position  $16 + n$  of each accumulator in the pair is the least significant bit of precision after rounding

FIG. 37C  
500 1000 1000

# MAC Radiax Instruction Summary

800

Instruction	Syntax and Description
Dual Move to Accumulator	<p><i>MTA2[.G] rS, {mD, mDh, mDl}</i></p> <p>If MTA2, and mDh(mDl) is selected, sign-extend the contents of general register rS to 40-bits and move to accumulator register mDh(mDl). If MTA2, and mD is selected, update both mDh and mDl with the 40-bit, sign-extended contents of the same rS. If MTA2.G is selected, the accumulator register bits [39:32] are updated with rS[31:24]; bits [31:00] of the accumulator are unchanged. (The .G option is used to restore the upper-bits of the accumulator from the general register file; typically, following an Exception.)</p>
Move From Accumulator	<p><i>MFA rD, {mTh, mTl} [,n]</i></p> <p>Move the contents of accumulator register mTh or accumulator register mTl to register rD with optional right shift. Bits [31+n : n] from the accumulator register are transferred to rD[31:00]. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>
Dual Move From Accumulator	<p><i>MFA2 rD, mT [,n]</i></p> <p>Move the contents of the upper halves of accumulator register pair mT to register rD with optional right shift. The rD[31:16] are taken from mTh and rD[15:00] from the corresponding mTl. mTh[31+n: 16+n]    mTl[31+n : 16+n] from the accumulator register pair are transferred to rD[31:00]. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>
Divide	<p><i>DIVA mD, rS, rT</i></p> <p>The contents of register rS is divided by rT, treating the operands as signed 2's complement values. The remainder is sign-extended to 40-bits and stored in mDh and the quotient is sign-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.</p>
Divide Unsigned	<p><i>DIVAU mD, rS, rT</i></p> <p>The contents of register rS is divided by rT, treating the operands as unsigned values. The remainder is zero-extended to 40-bits and stored in mDh and the quotient is zero-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.</p>
Multiply (32-bit)	<p><i>MULTA mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. The upper 32-bits of the 64-bit product is sign-extended to 40-bits and stored in mDh and the lower 32-bits is zero-extended to 40-bits and stored in the corresponding mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to positive signed, all ones fraction, prior to the shift. If both MMD[MT] and MMD[MF] are 1, the result is undefined.</p>

FIG. 8A

5

FIG. 8B

Instruction	Syntax and Description
32-bit Multiply-Add with 72-bit accumulate	<p><b>MADDA</b>      <i>mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT treating the operands as signed 2's complement values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both MMD[MT] and MMD[MF] are 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is sign-extended to 72-bits and added to the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>
32-bit unsigned Multiply-Add with 72-bit accumulate	<p><b>MADDAU</b>      <i>mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT treating the operands as unsigned values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is zero-extended to 72-bits and added to the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>
Dual Multiply-Add, optional saturation	<p><b>MADDA2[S]</b>      <i>{mD, mDh, mDI}, rS, rT</i></p> <p>The contents of register rS is multiplied by rT and added to an accumulator register, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] then sign-extended and added to mDh[39:00]. If the destination register is mDI, rS[15:00] is multiplied by rT[15:00] then sign-extended and added to mDI[39:00]. If the destination is mD, both operations are performed and the two results are stored in the accumulator register pair mD. If MADDA2.S the result of each addition is saturated before storage in the accumulator register. The multiplies are subject to MMD[MF] as in MULTA2. The saturation point is selected as either 40 or 32 bits by MMD[MS].</p>
32-bit Multiply-Subtract with 72-bit accumulate	<p><b>MSUBA</b>      <i>mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT treating the operands as signed 2's complement values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both MMD[MT] and MMD[MF] are 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is sign-extended to 72-bits and subtracted from the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>

FIG. 8C





1070



**Q**uestions were asked about the following:

# Vector Addressing Instruction Summary

110 0

Instruction	Syntax and Description
Load Twinword	<p><i>LT</i> <i>rT, displacement(base)</i></p> <p>The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register <i>base</i> to form the address <i>temp</i>. Load contents of word addressed by <i>temp</i> into register <i>rT</i> (which must be an even register). Load contents of word addressed by <i>temp</i>+4 into register <i>rT</i>+1.</p>
Store Twinword	<p><i>ST</i> <i>rT, displacement(base)</i></p> <p>The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register <i>base</i> to form the address <i>temp</i>. Store contents of register <i>rT</i> (which must be an even register) into word addressed by <i>temp</i>. Store contents of register <i>rT</i>+1 into word addressed by <i>temp</i>+4.</p>
Load Twinword, Pointer Increment, optional circular buffer	<p><i>LTP[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Let <i>temp</i> = contents of register <i>pointer</i>. Load contents of word addressed by <i>temp</i> into register <i>rT</i> (which must be an even register). Load contents of word addressed by <i>temp</i>+4 into register <i>rT</i>+1. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>
Load Word, Pointer Increment, optional circular buffer	<p><i>LWP[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Load contents of word addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>
Load Halfword, Pointer Increment, optional circular buffer	<p><i>LHP[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Load contents of sign-extended halfword addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>
Load Halfword Unsigned, Pointer Increment, optional circular buffer	<p><i>LHPU[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Load contents of zero-extended halfword addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>

FIG. 11A

00000000000000000000000000000000



# Vector Addressing Instruction Summary

Instruction	Syntax and Description
Load Byte, Pointer Increment, optional circular buffer	<b>LBP[.Cn]</b> <i>rT, (pointer)stride</i> Load contents of sign-extended byte addressed by register <i>pointer</i> into register <i>rT</i> . The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Load Byte Unsigned, Pointer Increment, optional circular buffer	<b>LBU[.Cn]</b> <i>rT, (pointer)stride</i> Load contents of zero-extended byte addressed by register <i>pointer</i> into register <i>rT</i> . The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Twinword, Pointer Increment, optional circular buffer	<b>STP[.Cn]</b> <i>rT, (pointer)stride</i> Let <i>temp</i> = contents of register <i>pointer</i> . Store contents of register <i>rT</i> (which must be an even register) into word addressed by <i>temp</i> . Store contents of register <i>rT</i> +1 into word addressed by <i>temp</i> +4. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Word, Pointer Increment, optional circular buffer	<b>SWP[.Cn]</b> <i>rT, (pointer)stride</i> Store contents of register <i>rT</i> into word addressed by register <i>pointer</i> . The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Halfword, Pointer Increment, optional circular buffer	<b>SHP[.Cn]</b> <i>rT, (pointer)stride</i> Store contents of register <i>rT</i> [15:00] into 16-bit halfword addressed by register <i>pointer</i> . The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Byte, Pointer Increment, optional circular buffer	<b>SBP[.Cn]</b> <i>rT, (pointer)stride</i> Store contents of register <i>rT</i> [07:00] into byte addressed by register <i>pointer</i> . The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Move To Radiax, User	<b>MTRU</b> <i>rT, RADREG</i> Move the contents of register <i>rT</i> to one of the User Radiax registers: cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lpe0, lps0. This instruction has a single delay slot before the updated register takes effect.

FIG 11B-

Instruction	Syntax and Description
Move From Radiax, User	$\overleftarrow{MFRU} \quad rT, RADREG$ Move the contents of the designated User Radiax register (cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0) to register rT.

Nomenclature:

rT = r0 - r31, and must be even for LT, ST, LTP[Cn], STP[Cn]  
base, pointer = r0 - r31  
stride = 8/9/10/11-bit signed value (in bytes) for byte/halfword/word/twinword ops.  
displacement = 14-bit signed value, in bytes  
RADREG = cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0

Notes:

1. For LTP[Cn], LWP[Cn], LHP(U)[Cn], LBP(U)[Cn], rT = *pointer* is unsupported.
2. When a circular buffer is selected, the update of the pointer register is performed according to the following algorithm, which depends on the sign of the stride and the granularity of the access. A stride exactly equal to 0 is not supported:

For LBP(U).Cn and SBP.Cn:

```

    if (stride > 0 && pointer[2:0] == 111 && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[2:0] == 000 && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 111
    else
        pointer <= pointer + stride.

```

For LHP(U).Cn and SHP.Cn

```

    if (stride > 0 && pointer[2:0] == 11x && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[2:0] == 00x && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 110
    else
        pointer <= pointer + stride.

```

For LWP.Cn and SWP.Cn

```

    if (stride > 0 && pointer[2:0] == 1xx && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[2:0] == 0xx && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 100
    else
        pointer <= pointer + stride.

```

For LTP.Cn and STP.Cn

```

    if (stride > 0 && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 000
    else
        pointer <= pointer + stride.

```

FIG. 4C

## Extensions to MIPS ALU Operations

Instruction	Syntax and Description
Dual Shift Left Logical Variable	<p><b>SLLV2</b>      <i>rD, rT, rS</i></p> <p>The contents of <i>rT</i>[31:16] and the contents of <i>rT</i>[15:00] are independently shifted left by the number of bits specified by the low order four bits of the contents of general register <i>rS</i>, inserting zeros into the low order bits of <i>rT</i>[31:16] and <i>rT</i>[15:00]. For SLLV2, the high and low results are concatenated and placed in register <i>rD</i>. (Note that a [.S] option is not provided because this is a <i>logical</i> rather than <i>arithmetic</i> shift and thus the concept of arithmetic overflow is not relevant.)</p>
Dual Shift Right Logical Variable	<p><b>SRLV2</b>      <i>rD, rT, rS</i></p> <p>The contents of <i>rT</i>[31:16] and the contents of <i>rT</i>[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register <i>rS</i>, inserting zeros into the high order bits of <i>rT</i>[31:16] and <i>rT</i>[15:00]. The high and low results are concatenated and placed in register <i>rD</i>. (Note that a [.S] option is not provided because this is a <i>logical</i> rather than <i>arithmetic</i> shift and thus the concept of arithmetic overflow is not relevant.)</p>
Dual Shift Right Arithmetic Variable	<p><b>SRAV2</b>      <i>rD, rT, rS</i></p> <p>The contents of <i>rT</i>[31:16] and the contents of <i>rT</i>[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register <i>rS</i>, sign-extending the high order bits of <i>rT</i>[31:16] and <i>rT</i>[15:00]. The high and low results are concatenated and placed in register <i>rD</i>. (Note that a [.S] option is not provided because arithmetic overflow/underflow is not possible.)</p>
Add, optional saturation	<p><b>ADDR[.S]</b>      <i>rD, rS, rT</i></p> <p>32-bit addition. Considering both quantities as signed 32-bit integers, add the contents of register <i>rS</i> to <i>rT</i>. For ADDR, the result is placed in register <i>rD</i>, ignoring any overflow or underflow. For ADDR.S, the result is saturated to 0    1<sup>31</sup> (if overflow) or 1    0<sup>31</sup> (if underflow) then placed in <i>rD</i>. ADDR[.S] will not cause an Overflow Trap.</p>
Dual Add, optional saturation	<p><b>ADDR2[.S]</b>      <i>rD, rS, rT</i></p> <p>Dual 16-bit addition. Considering all quantities as signed 16-bit integers, add the contents of register <i>rS</i>[15:00] to <i>rT</i>[15:00] and, independently add the contents of register <i>rS</i>[31:16] to <i>rT</i>[31:16]. For ADDR2, the high and low results are concatenated and placed in register <i>rD</i> ignoring any overflow or underflow. For ADDR2.S, the two results are independently saturated to 0    1<sup>15</sup> (if overflow) or 1    0<sup>15</sup> (if underflow) then placed in <i>rD</i>. ADDR2[.S] will not cause an Overflow Trap.</p>

FIG. 12A

Instruction	Syntax and Description
Subtract, optional saturation	<i>SUBR[.S]      rD, rS, rT</i> 32-bit subtraction. Considering both quantities as signed 32-bit integers, subtract the contents of register rT from the contents of register rS. For SUBR, the result is placed in register rD ignoring any overflow or underflow. For SUBR.S, the result is saturated to 0    1 <sup>31</sup> (if overflow) or 1    0 <sup>31</sup> (if underflow) then placed in rD. SUBR[.S] will not cause an Overflow Trap.
Dual Subtract, optional saturation	<i>SUBR2[.S]      rD, rS, rT</i> Dual 16-bit subtraction. Considering all quantities as signed 16-bit integers, subtract the contents of register rT[15:00] from rS[15:00] and, independently subtract the contents of register rT[31:16] from rS[31:16]. For SUBR2, the high and low results are concatenated and placed in register rD ignoring any overflow or underflow. For SUBR2.S, the two results are independently saturated to 0    1 <sup>15</sup> (if overflow) or 1    0 <sup>15</sup> (if underflow) then placed in rD. SUBR2[.S] will not cause an Overflow Trap.
Dual Set On Less Than	<i>SLTR2      rD, rS, rT</i> Dual 16-bit comparison. Considering both quantities as signed 16-bit integers, if rS[15:00] is less than rT[15:00] then set rD[15:00] to 0 <sup>15</sup>    1, else to zero. Independently, considering both quantities as signed 16-bit integers, if rS[31:16] is less than rT[31:16] then set rD[31:16] to 0 <sup>15</sup>    1, else to zero.

Nomenclature:

rD	=	r0 - r31
rS	=	r0 - r31
rT	=	r0 - r31

FIG. 12B

# ALU Operations

1300

Instruction	Syntax and Description
Minimum	<i>MIN</i> <i>rD, rS, rT</i> The contents of the general register <i>rT</i> are compared with <i>rS</i> considering both quantities as signed 32-bit integers. If $rS < rT$ or $rS = rT$ , <i>rS</i> is placed into <i>rD</i> . If, $rS > rT$ , <i>rT</i> is placed into <i>rD</i> .
Dual Minimum	<i>MIN2</i> <i>rD, rS, rT</i> The contents of <i>rT</i> [31:16] are compared with <i>rS</i> [31:16] considering both quantities as signed 16-bit integers. If $rS[31:16] < rT[31:16]$ or $rS[31:16] = rT[31:16]$ , <i>rS</i> [31:16] is placed into <i>rD</i> [31:16]. If, $rS[31:16] > rT[31:16]$ , <i>rT</i> [31:16] is placed into <i>rD</i> [31:16]. A similar, independent operation is performed on <i>rT</i> [15:00] and <i>rS</i> [15:00] to determine <i>rD</i> [15:00].
Maximum	<i>MAX</i> <i>rD, rS, rT</i> The contents of the general register <i>rT</i> are compared with <i>rS</i> considering both quantities as signed 32-bit integers. If $rS > rT$ or $rS = rT$ , <i>rS</i> is placed into <i>rD</i> . If, $rS < rT$ , <i>rT</i> is placed into <i>rD</i> .
Dual Maximum	<i>MAX2</i> <i>rD, rS, rT</i> The contents of <i>rT</i> [31:16] are compared with <i>rS</i> [31:16] considering both quantities as signed 16-bit integers. If $rS[31:16] > rT[31:16]$ or $rS[31:16] = rT[31:16]$ , <i>rS</i> [31:16] is placed into <i>rD</i> [31:16]. If, $rS[31:16] < rT[31:16]$ , <i>rT</i> [31:16] is placed into <i>rD</i> [31:16]. A similar, independent operation is performed on <i>rT</i> [15:00] and <i>rS</i> [15:00] to determine <i>rD</i> [15:00].
Absolute, optional saturation	<i>ABSR[.S]</i> <i>rD, rT</i> Considering <i>rT</i> as a signed 32-bit integer, if $rT > 0$ , <i>rT</i> is placed into <i>rD</i> . If $rT < 0$ , $-rT$ is placed into <i>rD</i> . If <i>ABSR.S</i> and $rT = 1 \parallel 0^{31}$ (the smallest negative number) then $0 \parallel 1^{31}$ (the largest positive number) is placed into <i>rD</i> ; otherwise, if <i>ABSR</i> and $rT = 1 \parallel 0^{31}$ , <i>rT</i> is placed into <i>rD</i> .
Dual Absolute, optional saturation	<i>ABSR2[.S]</i> <i>rD, rT</i> <i>ABS[.S]</i> operations are performed independently on <i>rT</i> [31:16] and <i>rT</i> [15:00], considering each to be 16-bit signed integers. <i>rD</i> is updated with the absolute value of <i>rT</i> [31:16] concatenated with the absolute value of <i>rT</i> [15:00].
Dual Mux	<i>MUX2[([.HH], [.HL], [.LH], [.LL])] rD, rS, rT</i> <i>rD</i> [31:16] is updated with <i>rS</i> [31:16] for <i>MUX2.HH</i> or <i>MUX2.HL</i> . <i>rD</i> [31:16] is updated with <i>rS</i> [15:00] for <i>MUX2.LH</i> or <i>MUX2.LL</i> . <i>rD</i> [15:00] is updated with <i>rT</i> [31:16] for <i>MUX2.HH</i> or <i>MUX2.LH</i> . <i>rD</i> [15:00] is updated with <i>rT</i> [15:00] for <i>MUX2.HL</i> or <i>MUX2.LL</i> .
Count Leading Sign bits	<i>CLS</i> <i>rD, rT</i> The binary-encoded number of redundant sign bits of general register <i>rT</i> is placed into <i>rD</i> . If <i>rT</i> [31:30] = 10 or 01, <i>rD</i> is updated with 0. If <i>rT</i> = 0, or if <i>rT</i> = $1^{32}$ , <i>rD</i> is updated with $0^{27} \parallel 1^5$ (decimal 31).

FIG. 13A

09637500-051100

## ALU Operations

Instruction	Syntax and Description
Bit Reverse	<p><i>BITREV</i>      <i>rD, rT, rS</i></p> <p>A bit-reversal of the contents of general register <i>rT</i> is performed. The result is then shifted right logically by the amount specified in the lower 5-bits of the contents of general register <i>rS</i>, then stored in <i>rD</i>.</p>

1300

Nomenclature:

<i>rD</i>	=	<i>r0 - r31</i>
<i>rS</i>	=	<i>r0 - r31</i>
<i>rT</i>	=	<i>r0 - r31</i>

FIG. 13B

09637500-034100

1400

**Nomenclature:**

### Usage Note:

```
if ( r3 < r4 )    r1 <-- r2
```

```
if ( r3 >= r4 ) r1 <-- r2
```

```
if ( r3 <= r4 )  r1 <-- r2
```

```
f( r3 > r4 )  r1 <-- r2
```

```
CMVGT    r1,r2,r3,r4      ==> SLT      AT,r4,r3
                                CMVNEZ    r1,r2,AT
```

FIG. 14

# 1. Introduction

15051


15051

Delay of "x" cycles means that if the 1st Op issues in cycle N, then the 2nd Op may issue in cycle N+x+1.


2023-2024




New: ESTATUS (LX COP0 reg 0) Read/Write



New: ECAUSE (LX COP0 reg 1) Read-only




New: INTVEC (LX COP0 reg 2) Read/Write




IM[15-8] is reset to 0.

FIG. 16  
09637500 1034.00

## I. Load/Store Formats



Assembler Mnemonic	base	rt-even	immediate	Lexra SUBOP
LT	base	rt-even	displacement/8	LT
ST	base	rt-even	displacement/8	ST




Assembler Mnemonic	pointer	rt	immediate	cc	Lexra SUBOP
LBP[.Cn]	pointer	rt	stride	cc	LBP
LBPU[.Cn]	pointer	rt	stride	cc	LBPU
LHP[.Cn]	pointer	rt	stride/2	cc	LHP
LHPU[.Cn]	pointer	rt	stride/2	cc	LHPU
LWP[.Cn]	pointer	rt	stride/4	cc	LWP
LTP[.Cn]	pointer	rt	stride/8	cc	LTP
SBP[.Cn]	pointer	rt	stride	cc	SBP
SHP[.Cn]	pointer	rt	stride/2	cc	SHP
SWP[.Cn]	pointer	rt	stride/4	cc	SWP
STP[.Cn]	pointer	rt	stride/8	cc	STP

- base, pointer, rt Selects general register r0 - r31.
- rt-even Selects general register even-odd pair r0/r1, r2/r3, ... r30/r31
- stride Signed 2s-complement number in bytes. Must be an integral number of halfwords/words/twinwords for the corresponding instructions.
- displacement Signed 2s-complement number in bytes. Must be an integral number of twinwords.
- cc
- 00 select circular buffer 0 (cbs0, cbe0)
- 01 select circular buffer 1 (cbs1, cbe1)
- 10 select circular buffer 2 (cbs2, cbe2)
- 11 no circular buffer selected

FIG. 17A

## II. Arithmetic Format



Assembler Mnemonic	rs	rt	rd	hl	s	d	Lexra SUBOP
ADDR[.S],ADDR2[.S]	rs	rt	rd	0	s	d	ADDR
SUBR.S, SUBR2[.S]	rs	rt	rd	0	s	d	SUBR
SLTR2	rs	rt	rd	0	0	1	SLTR
SLLV2	rs	rt	rd	0	0	1	SLLV
SRLV2	rs	rt	rd	0	0	1	SRLV
SRAV2	rs	rt	rd	0	0	1	SRAV
MIN, MIN2	rs	rt	rd	0	0	d	MIN
MAX, MAX2	rs	rt	rd	0	0	d	MAX
ABSR[.S], ABSR2[.S]	0	rt	rd	0	s	d	ABSR
MUX2[LL,LH,HL,HH]	rs	rt	rd	hl	0	1	MUX
CLS	0	rt	rd	0	0	0	CLS
BITREV	rs	rt	rd	0	0	0	BITREV

rs, rt, rd

Selects general register r0 - r31.

s

Selects saturation of result. s=1 indicates that saturation is performed.

d


d=1 indicates that dual operations on 16-bit data are performed.

hl (for MUX2)

- 00 LL: rD = rs[15:00] || rt[15:00]
- 01 LH: rD = rs[15:00] || rt[31:16]
- 10 HL: rD = rs[31:16] || rt[15:00]
- 11 HH: rD = rs[31:16] || rt[31:16]

FIG. 17B

### III. MAC Format A



Assembler Mne- monic	rs	rt	md	u	gz	s	d	Lexra SUBOP
CMULTA	rs	rt	md	0	0	0	0	CMULTA
DIVA(U)	rs	rt	md	u	0	0	0	DIVA
MULTA(U)	rs	rt	md	u	1	0	0	MADDA
MULTA2	rs	rt	md	0	1	0	1	MADDA
MADDA(U)	rs	rt	md	u	0	0	0	MADDA
MADDA2[.S]	rs	rt	md	0	0	s	1	MADDA
MSUBA(U)	rs	rt	md	u	0	0	0	MSUBA
MSUBA2[.S]	rs	rt	md	0	0	s	1	MSUBA
MULNA2	rs	rt	md	0	1	0	1	MSUBA
MTA2[.G]	rs	0	md	0	g	0	1	MTA

rs, rt Selects general register r0 - r31.

md Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = mN

s Selects saturation of result. s=1 indicates that saturation is performed.

d d=1 indicates that dual operations on 16-bit data are performed.

gz For MTA2, used as "guard" bit. If g=1, bits [39:32] of the accumulator (pair) are loaded and bits [31:00] are unchanged. If g=0, all 40 bits [39:00] of the accumulator (or pair) are updated.


For MADDA, MSUBA, used as a "zero" bit. If z = 1, the result is added to (subtracted from) zero rather than the previous accumulator value; this performs a MULTA, MULTA2 or MULNA2. If z = 0, performs a MADDA, MSUBA, MADDA2 or MSUBA2.

u Treat operands as unsigned values (0 = signed, 1 = unsigned)

FIG. 17C

09637500-081100

#### IV. MAC Format B



Assembler Mnemonic	mt	rd	so	d	Lexra SUBOP
MFA, MFA2	mt	rd	so	d	MFA
RNDA2	mt	0	so	1	RNDA

rd

Selects general register r0 - r31.

mt Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = mN

d

d=1 indicates that dual operations on 16-bit data are performed.


so

Encoded ("output") shift amount n = 0 - 8 for RNDA2, MFA, MFA2 instructions.

FIG. 17D

09637500-081100

1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 26



Selects accumulator, 0NNHL where,


HL
$$01 = mN1$$

11. = reserved

Selects saturation of result. s=1 indicates that saturation is performed.

FIG. 17E

## VI. RADLAX MOVE Format and Lexra-Cop0 MTLXC0/MFLXC0 Instructions



Assembler Mnemonic	rt	ru/rk	k	Lexra SUBOP
MFRU	rt	ru	0	MFRAD
MTRU	rt	ru	0	MTRAD
MFRK	rt	rk	1	MFRAD
MTRK	rt	rk	1	MTRAD

rt

Selects general register r0 - r31.

rk

Selects Radiax Kernel register in MFRK, MTRK instructions — currently all reserved. However, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when MFRK or MTRK is executed.


ru

Selects Radiax User register in MFRU, MTRU instructions.

00000 cbs0  
 00001 cbs1  
 00010 cbs2  
 00011 reserved  
 00100 cbe0  
 00101 cbe1  
 00110 cbe2  
 00111 reserved  
 01xxx reserved  
 10000 lps0  
 10001 lpe0  
 10010 lpc0  
 10011 reserved  
 101xx reserved  
 11000 mmd  
 11001 reserved  
 111xx reserved

FIG. 17F

## Lexra-Coprocessor0 Register Access Instructions



Assembler Mnemonic	Copz rs	rt	rd
MFLXC0	MFLX	rt	rd
MTLXC0	MTLX	rt	rd

These are *not* LEXOP instructions. They are variants of the standard MTC0 and MFC0 instructions that allow access to the Lexra Coprocessor0 Registers listed below. As with any COP0 instruction, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when these instructions are executed.

rt

Selects general register r0 - r31.

rd

Selects Lexra Coprocessor0 register:


00000 ESTATUS  
 00001 ECAUSE  
 00010 INTVEC  
 00011 reserved  
 001xx reserved  
 01xxx reserved  
 1xxxx reserved

FIG. 17G

00000000000000000000000000000000



VII. CMOVE Format



Assembler Mnemonic	rs	rt	rd	cond	Lexra SUBOP
CMVEQZ[.H][.L]	rs	rt	rd	cond	CMOVE
CMVNEZ[.H][.L]	rs	rt	rd	cond	CMOVE

rs, rt, rd

Selects general register r0 - r31.

cond

Condition code for rT operand referenced by the conditional move.

- 000 EQZ
- 001 NEZ
- 010 EQZ.H
- 011 NEZ.H
- 100 EQZ.L
- 101 NEZ.L
- 11x reserved

00000000000000000000000000000000

FIG. 17H